One of the main challenges of the design of object-based Distributed Multimedia Systems is to address the performance related issues such as the Quality of Service (QoS). The specification of QoS is a crucial part of architectural object-based methods such as Open Distributed Processing (ODP). In the ODP, a QoS property assigned to an object is modelled via two clauses of required and provided QoS statements, which specify the level of QoS required/provided by an object from/to its environment, respectively. An over-demanding QoS statement can be beyond the physical limitation of the system and might result in inconsistencies. In particular, to produce a correct design, it is crucial to study the effect of QoS statements of components on the overall behaviour of the system in earlier stages of the design. This paper develops a theory for the verification of Timeliness QoS properties such as Jitter, Throughput and Latency. The approach adopted is based on the idea of Test Automata. We shall present a formal definition of Timeliness QoS properties, which is used for the creation of Test Automata. Such Test Automata, which we shall refer to as QoS Timed Automata, can be used to verify the corresponding QoS Timeliness property. The method is illustrated by the verification of Throughput in a Video Player systems via the model checker UPPAAL.
Introduction
Since modern Distributed Multimedia systems are object-based, functional behaviour of such systems is encapsulated within multiple components. Quality of Service (QoS) properties, which can be seen as a set of contracts on the system, are end-to-end issues, i.e. a QoS requirement is related to the systems as a whole. As a result, a major challenge of the integration of QoS in the design process of object-based distributed systems is to specify suitable QoS characteristics for each component of the system such that; if the QoS characteristics of components are satisfied, then the QoS requirement of the whole system is satisfied. In particular, it is important to ensure that under the specification of the functional behaviour of the system the QoS is achievable.
The current paper builds on earlier works [1, 11, 12] , which present a method of specification of QoS in ODP [21] design of Distributed Multimedia Systems. Our aim is to present a method of verification of Timeliness QoS statements such a Jitter, Throughput and Latency, which are boolean functions on the set of sequences of time of occurrence of events. The adopted approach is based on the idea of Test Automata [2] [3] [4] 16] . Assume that the functional behaviour of the system is modelled via (a network of) Timed Automata [5, 9] A . Starting from a Timeliness property φ related to the time of occurrence of external event e 1 , . . . , e K of A , we shall present a network of Timed Automata QT A(φ, e 1 , . . . , e K ), called QoS Timed Automata, which will be used to verify the property φ on A . The QoS Timed Automata is such that A satisfies the property φ if and only if QT A(φ, e 1 , . . . , e K ) || A does not reach to a global state with a coordinate failure, where the location failure of QT A(φ, e 1 , . . . , e K ) represents the violation of φ. In practice, using QTA transfers the problem of verifying a QoS statement of a distributed system into a reachability analysis in a network of Timed Automata, which can be carried out via model checkers. In this paper, we shall use UPPAAL [6, 9] , which has been successfully applied to the verification of real-time systems [8, 14, 18] .
The paper is organised as follows. Section 2 presents a brief introduction to Timed Automata and UPPAAL. Section 3, presents a formal definition for QoS Timeliness properties and QoS Timed Automata (QTA). Theorem 1, the main result of the paper, proves that a QTA is a Test Automata [2] [3] [4] 16] . Section 4 applies our approach to the verification of throughput in an example of a Video Player system. Section 5 presents a proof for Theorem 1. The final two sections discuss some related works and draw a conclusion.
Timed Automata with Data Variables and UPPAAL
In this section, we shall review a variation of Timed Automata model proposed by Alur and Dill [5] , which is used in UPPAAL [6, 9, 16, 17] , a tool for the verification of behavioural properties of real-time systems.
Consider a set of Completed Actions, denoted by CA, which specify internal actions of a component of the system modelled via Timed Automata. In the UPPAAL model, Timed Automata (components) communicate via simple CCS [20] style point-to-point communication. As a result, consider a set of Half Actions, HA = {x?, x! | x ∈ CA}. Let A denotes the set of all actions of the system consist of all half actions and complete actions, i.e. A = HA ∪ CA. x ∈ CA. Underlying actions are defined via the function ↓: A → A defined by ↓ (x!) =↓ (x?) =↓ (x) = x for all x ∈ CA. If there is no fear of confusion, we shall sometimes drop parentheses and write
Suppose that C is a set of clock variables, with values in R ≥0 and D is a set of data variables, with integer values. Let c(C ∪ D) denotes the conjunction of boolean expressions over atomic formulae of the form x ∼ q or x − y ∼ q or i ∼ n, where x, y ∈ C , i ∈ D, q is a rational number, n ∈ N = {0, 
The value of clock or data variable can be reset. A reset statement is of the form x := e, where x is a clock or a data variable and e is an expression. In the current version of UPPAAL, for a clock, e must be a natural number, and for a data variable, e must be in the form of cy + c , where c and c are constant integer and y is a data variable. A set of reset statements is called a reset-set or reset if each variable is assigned at most once. The result of applying a reset r to a valuation v is denoted by the valuation r(v). If a variable x is such that no assignment of r changes its value then v(x) = r(v)(x). Let R denotes the set of all resets. If r 1 , r 2 ∈ R, then r 1 ∪ r 2 ∈ R, if r 1 ∪ r 2 assigns at most one value to each variable. A Timed Automaton A is a 6-tuple (L, l 0 , T, I, C, D, A) such that -L is a finite set of locations and l 0 ∈ L is a designated location called the initial location. -C ⊂ C , D ⊂ D and A ⊂ A are finite sets of clock variables, data variables and actions, respectively.
is called a guard, and r ∈ R is a set of reset statement. We sometimes write l 1 e,g,r −→ l 2 to depict that A evolves from a location l 1 to a new location l 2 , if the guard g is evaluated true, the action a is performed and clocks and data variables are reset according to r.
is a function that assigns to each location an invariant.
Intuitively, a timed automata can stay in a location while its invariants are satisfied. The default invariant for a location is true (x ≥ 0). [6, 9, 16, 17] . The semantics of a network of Timed Automata can be expressed via a transition system (S, 
Presence of urgent channels and committed locations may overrule the above transitions as follows. In a state where two components may synchronise of an urgent channel, no further delay is allowed. If in a state, one of the components is in a location labelled as being committed, no delay is allowed to occur and any discrete transition must invoke. In this paper, we shall not use any urgent action or committed state.
Assume that A is a network of Timed Automata. A run σ of A is a finite/infinite sequence of transitions of the form s 0 
Verification of QoS Timeliness Properties
Assume that e is an action of the system, a Timeliness property for e is defined to be a property related to the time of occurrence of e [10] . For example, if the action e marks the dispatch of frames from a communication channel, the throughput of 25 frames per sec. can be seen as a property of the time sequence {t 1 , t 2 , . . .} of the time of the occurrence of e such that
where time is measured in msec.
In general, the sequence of time of occurrence of events are finite or infinite sequences of non-decreasing, non-negative real numbers.
where ∅ is the empty set.
Suppose that A is a a network of Timed Automata and
Definition 2. For each action e ∈ Act(A ), if e is an event occurring as {λ i }, let Time(σ, e, n) denotes the time of n-th occurrence of e in the run
Clearly, for each run σ and each action e ∈ A , T ime(σ, e) ∈ Γ . In particular, if e does not appear in σ, then T ime(σ, e) = ∅(∈ Γ ) is the empty sequence. Now, we shall present a formal definition of Timeliness properties as boolean functions on the set of time sequences.
Definition 3. A Timeliness property of degree
Example 1. The throughput of 25 frames per sec. for e can be expressed via the Timeliness property φ of degree 1, defined by
As a result, throughput is a Timeliness property of degree 1. It can be seen QoS statements such as various types of Jitter [13] are Timeliness properties of degree 1, whereas latency is a Timeliness property of degree 2. In general, it seems that, any property related to the relative time of occurrence of K events can be evaluated via a Timeliness property function of degree K. Assume that the functional behaviour of system is modelled via a network of Timed Automata. For a property to satisfy, it must satisfy for all runs of the network of Timed Automata. The main focus of this paper is on Timeliness properties which express QoS statements. The outline of our approach is as follows. We start from a Timeliness statement φ and create a network of Timed Automata such that all its runs that do not meet a state called failure, satisfy φ. Moreover, all runs of the network of Timed Automata that meet failure violate φ. This ensures that the network of Timed Automata fully represents the property φ. A Timeliness property φ deals with the time of occurrence of external events e 1 , . . . e K . Since actions are atomic, two consecutive external actions in a run σ have identical Timestamps. As a result, the order of occurrence of such events has no effect on "σ satisfies φ," when φ is of degree ≥ 2, i.e. the property φ can not differentiate between two runs which are identical except the order of consecutive actions with the same Timestamp. Consequently, it is important for a QTA to include all permutations of such actions. 
Definition 4. Assume that B is a Timed

Definition 5. Assume that φ is a Timeliness properties of degree
Definition 6. Suppose that
σ := s 0 λ1 ⇒ s 1 λ2 ⇒ s 2 · · · λn ⇒ s n of A with consecutive actions λ i , λ i+1 ∈ Act(A ) ∩{e 1 , . . . e K },the run σ := s 0 λ1 ⇒ s 1 λ2 ⇒ s 2 · · · s i λi+1 ⇒ s λi ⇒ s i+1 · · · λn ⇒ s n ,
Verification of QoS for a Video Player System
In this section, we shall apply our results to verification of Timeliness QoS statements on a model of a Video Player system. Fig. 1 depicts a process oriented view of a Video Player system. The system consists of four components Video Source, Buffer, Decoder and QoS Controller that can be explained as follows. Video Source: models the application that produces streams of video packets. The dispatch of each video packet is abstracted as the emission of a signal packet!. Fig. 2 depicts the behaviour of the Video Source as a Timed Automaton, which dispatches packet! signals with the periods T 0 . The variable R P , which models the rate of the creation of the packets, is used by the QoS controller. Buffer: (in Fig. 3 the length of the buffer, the buffer is full and the next signal causes an overflow of the buffer, which results an Exception being thrown. One of the objectives of the design of functional behaviour is to avoid an overflow of the buffer. Decoder: (in Fig. 5 ) is used to convert arriving packets into video frames. For the purpose of simplicity, we assume that each frame consists of a single packet. On creation of a frame a half action frame! is emitted, which can be used to synchronise with the display driver. It takes at most T 1 unit of time and at least T 0 unit time to generate a frame from an arriving packet. The Decoder also generates drop! signals, which mark failure of generation of a frame. The emission of a drop! signal is controlled by two local variables r and p, and a global variable P . The value of variable P represents the drop rate ratio. For example for the drop rate of 1 5 , the value of P is equal to five, which denotes that one out of five frames are dropped. In this case the Timed Automaton creates one drop! in every five output signals.
The value of a global variable R c , which shows the current rate of performance of Decoder, is incremented to mark the creation of a frame. The value is also periodically reset by QoS controller. QoS Controller: (in Fig. 4 ) controls the drop rate P of the Decoder. To synthesise the controller, within each unit time, the current rate of the system performance R p and R c are compared. If R p − R c > θ 0 , the value of P is incremented. If R c − R p > θ 1 , the value of P is decremented. θ 0 and θ 1 are constant threshold values.
One of the outputs of the above Video Player example is a signal frame! representing the creation of a single frame. This signal is used to synchronise the Video Player with a display drive. For a display drive to present a high quality pictures, it is required that signals frame! are dispatched with a suitable throughput. In general, the QoS characteristic throughput of an event e is referred to as a lower bound or an upper bound time on the number of occurrences of the event e [10] . For the rest of the current section, we shall demonstrate our approach by an example of verification of the QoS Throughput. Formally, a Throughput of k ∈ N\{0} within T 0 and T 1 unit of time (T 0 < T ) is defined by where τ (e?, n) denotes the time of the n-th occurrence of the event e? in the system. Example 1 expresses the throughput of 25 frames per sec. as a Timeliness property. Similarly, the general form of throughput, equation (2), can be written as a Timeliness property of degree 1. Our next aim is to present a QTA A corresponding to throughput that satisfies the definition 5. The first requirement is that all runs of A should be such that the time for the occurrence of e satisfies the equation 2. A solution is to create k clocks t 0 , t 1 , . . . , t k−1 and use each clock t i to measure the time difference between the j-th and i + k-th occurrence of e, in a periodic form. Fig. 6 represents a Timed Automata that checks if two consecutive occurrences of a signal e? are within T 0 and T 1 units of each other. In order to check the Throughput, we require k parallel composition copies of the Timed Automata of Fig. 6 . Each such copy of the Timed Automata of Fig. 6 has an index, denoted by i, which acts as an identifier. There is a global variable c, which determines which copy can fire an action e?. of c to c + K. This means that, if the condition T 0 ≤ t ≤ T is satisfied, only the copy of the Timed Automata of Fig. 6 with the index i + K can fire. For example, the QTA for the Throughput of at least K = 3 within L unit of time, i.e., ∀n 0 ≤ τ (e, n + 2) − τ (e?, n) ≤ T can be modelled via the network of Timed Automata depicted in Fig. 7 .
The QTA of Fig. 7 works as follows. At first the value of the counter c is 0, therefore, if an action e? occurs, then the Left Hand Side (LHS) Timed Automata changes its location to active, because condition c == 0 holds. Thus, LHS Timed Automata increments counter c by 1 resetting its own clock t 0 . At this moment, if another action e? occurs, then the Timed Automata in the middle changes its location due to active. It also increments the counter c by 1. Finally, the Right Hand Side Timed Automata changes its location on arriving the third action e?, because condition c == 2 holds. At this point, since c := c − 2, the value of c is set to 0. Now, if the fourth action e occurs within the period [0, T ], LHS Timed Automata again fires and c is again incremented from 0 to 1.
It can easily be seen that the network of Timed Automata of Fig. 7 satisfies the definition 5 and hence is the QTA for the throughput.
The rest of the current section demonstrates our method for the verification of Throughput of frame? signals in the Video Player system. In what follows, we have used UPPAAL (ver. 3.2.13) on SUN WS (Ultra SPARC Memory:4G) with the parameters specified in Table 1 .
One of the requirements of the design is to ensure that the Buffer never overflows, i.e. the location Inter of the Buffer of Fig. 3 is not reachable. This has been verified checking the deadlock-freeness of the model. Checking the Throughput of K frame? signals per T msec. is straight forward. We only need to include K parallel composition copies of the Timed Automata of Fig. 6 and check for deadlock-freeness. Since, we have already verified that the buffer will not overflow, the only likely deadlock can occur from reaching a global state with a coordinate failure. But, how can we calculate K and T ?
In general, estimating the Throughput of a given system is non-trivial. Here, we can see that the system produces at most K frame? signals every T = 130 + (K − 1) × 40 msec. To see, this noticing that the system has a drop rate of one in five, we need to look for the worst possible delay between frame? signals. The worst scenario happens when two consecutive o packets are dropped. For example, consider the case that the 3-rd frame? signal is created in the possible time, i.e. 30 msec. after the arrival of the corresponding buffered packet. The 5-th and 6-th f rame? signals are dropped and the 7-th is created at the latest possible time, i.e. 40 msec. after the arrival of the corresponding buffered packet. In this case, the time difference between the 4-th and 7-th frame? is equal to 130 = 3 × 40 + 10. Of course UPPAAL itself is not a system development tool. However, in the early stages of the system design, it can be a strong tool for detecting time related design errors in the specification. For example, often choosing a wrong value for a constant or using < instead of ≤ may creates a dead-lock. Such system errors can be easily detected using UPPAAL. When the designer developes an implementation as an executable code or a hardware logic design, it is hard to detect such errors.
Proof of Theorem 1
The aim of this section is to present a proof of the Theorem 1. Our first result establishes the relationship between runs of the parallel composition of two networks of Timed Automata with runs of each component. The idea is to project each run of the parallel composition to a run of the components. We shall start with the definition of a projection map.
Definition 7. Suppose that A and B are two network of Timed Automata that share actions e
.
It can be seen that the projection function π A maps all actions λ ∈ Act(A ) to 0. This can be interpreted by considering that the occurrence of such λ has no effect on the dynamics of A and takes zero-time. The projection map π B can be defined similarly.
If s = (l, v) is a state of A || B, then the vector of location l consists of coordinates representing locations in both A and B. Also, the valuation is a map on the set of clock variables and data variables belonging to both A and B. 
Lemma 1. If
Case 1: λ n+1 ∈ R ≥0 , is trivial. As s n λn+1 ⇒ s n+1 implies that for each coordinate l i of the vector of locations l n , I(l i )(v+d ) for all d ≤ λ n+1 . This is true specially for the coordinates l i of A .
Case 2: λ n+1 ∈ Act(B)\Act(A ) i.e. λ n+1 is an internal action of B and occurrence of λ n+1 has no effect on A . Consequently, none of the locations, valuation of clocks or data variable of A is changed i. e. pr A (s n ) = pr A (s n+1 ) and we can write pr As a result, replacing e n ? with ↓ e n (=↓ λ n ) , we have l i en?,gi,ri
The converse of the above lemma is not valid. In other word, it is not possible to start with any two runs σ 1 ∈ A and σ 2 ∈ B and merge them to create a run of the parallel composition. For σ 1 and σ 2 to synchronise, one of the requirements is that the order of the occurrence of the shared actions to be identical. The following Lemma studies a special case under which it is possible to merge a run σ 1 of A and a run σ 2 of B. For σ 1 and σ 2 to merge into a run of the the parallel composition A || B, they must have the same time sequences, for the corresponding shared actions and the order of the occurrence of shared actions with equal Timestamps must be identical. 
Definition 9. Assume that
Lemma 2. Assume that
The above can be achieved by using Time Additive Axiom to modify a run and adding extra states. The proof of the lemma is by induction, we shall use the following notations in the rest of the proof:
Since the induction base is trivial, we only need to prove the following claim, which implies the induction step.
Proof of the CLAIM: The proof of above claim involves a number of cases. Let s 
Related Works
Formal specification of QoS in a distributed system via modelling languages such as Unified Modelling Language (UML) is an active area of research [22, 7, 15, 1, 11, 12] . In particular, the idea of specifying the QoS requirements as contracts [19] on the behaviour of the system is proposed [15] as a part of Model Driven Architecture, the new initiative by the Object Management Group (www.omg.org). However, the current research mainly deals with the issue of verifying of QoS property via Test Automata. The question that, which properties can be analysed by Test Automata is discussed in details in [2] [3] [4] . In particular, [3] presents a property language, called SBLL which is suitable for expressing safety and liveness properties of the real-time systems. SBLL is a testable language, in the sense that [4] presents an algorithm for the translation of SBLL formulae to Test Automata. SBLL has the following grammar:
, where ff and tt stand for false and true, respectively. g is a guard expression on the clocks, x in φ stands for resetting a clock x before evaluating φ, max(X, φ) is the maximal fixed point solution on X in φ, U is a set of urgent actions and ∀ ∀φ stands for φ holds forever.
The following formula represents the Throughput as an SBLL formula [4] , in which all redundant transitions are omitted. Fig. 7 depicts the equivalent QTA created earlier. It can be seen that the QTA of Fig. 7 has the advantage of being scalable, i.e. the Test Automaton for the throughput of K signals e? in T units of time can be created from the parallel composition of K copies of the QTA of Fig. 6 . The reason behind scalability of our model is that, unlike SBLL, our model of Timed Automata includes data variables. There is a clear scope for research to extended the SBLL to include data variables. In particular, since L ∀s , an extension of SBLL, completely characterises testable properties [2] [3] [4] , an extension of SBLL to include data variables will enable to characterize the Timeliness properties which are testable. 
Conclusion
This paper presents a formal approach to the verification of Timeliness QoS properties, such as Throughput, Jitter and Latency, in object-based models of Distributed Multimedia Systems. For each Timeliness property φ, we define a QoS Timed Automata (QTA) such that all its runs that do not meet a failure location, satisfy φ. Moreover, all runs of the QTA that meet a failure location violate φ. The main result of the paper proves that a QTA is a Test Automata, i.e. it can be used to verify the property φ over a network of Timed Automata via parallel composition. We have demonstrated our approach by the verification of Throughput in a Video Player system.
